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This paper presents a fault diagnosis application of the Latent Nestling Method to IGBTs. The paper extends the Latent Nestling
Method based in Coloured Petri Nets (CPNs) to hybrid systems in such a manner that IGBTs performance can be modeled.
CPNs allow for an enhanced capability for synthesis and modeling in contrast to the classical phenomena of combinational state
explosion when Finite State Machine methods are applied. We present an IGBT model with different fault modes including those
of intermittent nature that can be used advantageously as predictive symptoms within a predictive maintenance strategy. Ageing
stress tests have been experimentally applied to the IGBTsmodules and intermittent faults are diagnosed as precursors of permanent
failures. In addition, ageing is validated with morphological analysis (Scanning Electron Microscopy) and semiqualitative analysis
(Energy Dispersive Spectrometry).
1. Introduction
Nowadays digital electronic applications [1], power elec-
tronics [2], and even PCB [3] introduce IF diagnosis tech-
niques for the analysis of faults by corrosion, contamination,
overtemperature, overloads, electrochemical migration, and
defects in manufacturing. IF diagnosis allows the utilization
of preventive maintenance routines instead of corrective
maintenance, so system reliability is increased.
PSD and particularly IGBT are fundamental in many
industrial systems. Some of the most important IGBT appli-
cations include lighting controls, power supplies, computer
systems, industrial control devices, voltage converters [4],
motors, or electric generators [5–7]. Recent studies about
IGBTdiagnosis focus on optimizing their properties as power
inverter [8], as a switch [9], aging [10], thermal fatigue [11], or
manufacturing defects [12].
IF diagnosis in PSDs can be applied to predict the onset
of permanent failures. Moreover it can be used to detect
persistent IF episodes that degrade the operation of the
system and can be considered as a failure. IF diagnosis
applied to PSDs under stress tests predict the wearing-out
of the component and can be contrasted with the aging
related damage or morphological changes on the physical
structure of the component allowing for the validation of
the proposed diagnosis model. Then IF diagnosis allows for
the estimation of the wear out phase in the hazard rate
curve of electronic devices and can be applied in preventive
maintenance procedures [13].
Low power equipment is subjected to lower levels of
energy during operation and gets discontinued before reach-
ing the wearing-out stage. On the other hand, high power
electronics equipment (IGBTs) is subjected to higher energy
levels and faces wearing-out due to aging.Themain objective
of the paper is to show the relevance of the LNM to detect IF
in IGBTs.
Different methods have been proposed to diagnose semi-
conductor faults [14]. In [15] a study to characterize the IGBT
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behavior under stress conditions using a SPICE model was
introduced. The authors develop an IGBT test circuit and
they tested it in two conditions: normal operation and under
stress. It is important to note that this diagnosis does not allow
predictive maintenance tasks.
In [16] it is discussed as a new method for IGBT fault
detection based on gate voltage monitoring. This study takes
into account only the degradation due to overcurrent or
overtemperature.This analysis is very interesting and is taken
into account for our prototype test development.
Another interesting work [17] shows different methods
for the aging analysis, such as thermal cycling (TC), hot
carrier injection on electrical stress, and dielectric breakdown
of time-dependent stimulus. Two of these techniques are
applied in our work as accelerated test methods.
The LNM was introduced by Garc´ıa et al. (2008) for
the fault diagnosis in complex, large scale systems. LNM
relies on CPNs as design platform and a method for nesting
faulty marks in every place of the net. The formalization and
methodology as well as some examples of the LNM can be
seen in [18–21].
TheLNMwas developed to handle complex discrete event
systems, butmany systems can be bettermodeledwith hybrid
models.This paper will extend the LNM to hybrid systems so
it could be applied to diagnose them.
Numerous studies have been carried out to explain hybrid
process fault diagnosis using different methodologies [22–
24]. New techniques need to be developed for diagnosis of
Ifs, like the residual analysis proposed in our method.
Furthermore, some researchers [25] analyzed fault mod-
els in hybrid PNs. Other authors propose an approximation
of differential places to represent continuous places with
negative markings (differential PNs [26]) in each place of
latent nesting faults (PLN𝑓) in order to avoid unobservable
transitions and allow faulty tokens of discrete type to be
nested in places of continuous nature. The above provide
advantages in solving hybrid systems of increasing complex-
ity and finding failure times of each faulty token in the PV𝑓
using the stay time.
IF diagnosis is carried out based on the work by [27]
where the authors present a prognosis method to diagnose
IF and predict the lifetime of electromechanical devices.
The paper is structured as follows. Section 2 introduces
LNM for hybrid systems. It also includes a simple example
to show its performance. Section 3 shows the IF diagnosis
modeling based on LNMapplied to IGBTs. Section 4 explains
the test bench, the analysis, and experimental results. Finally,
Section 5 draws some relevant conclusions.
2. Latent Nestling Method in Hybrid Systems
2.1. LNM Definition in Hybrid Systems. LNM is a methodol-
ogy for fault diagnosis of discrete event complex systems (see
[18, 20, 21]). Because this paper introduces a hybridmodel for
the IGBTs (presented in Section 3.2) we present an update of
LNM to handle hybrid systems.
The diagnoser will be a hybrid model of the system
including normal and faulty behavior of each device in the
system. In order to avoid the combinational explosion, [19]
the model is built using hybrid colored PNs.
A hybrid CPN for fault diagnosis (HCPNFD) is defined
as
HCPNFD = (𝑃, 𝑇,Pre,Post,𝑀0, 𝐶𝑜, 𝐶,PLN𝑓,TF,PV𝑓, 𝑆,
Tempo) ,
(1)
where 𝑃 is a finite set of places, 𝑇 is a finite set of transitions
and Pre and Post are the input and output arc functions, with
an additional argument𝐶𝑘 which is the color of the transition
firing 𝑇𝑗. Thus Pre(𝑃𝑖, 𝑇𝑗/𝐶𝑘) and Post(𝑃𝑖, 𝑇𝑗/𝐶𝑘) correspond
in the general case to a linear combination of token colours
related to place 𝑃𝑖.
These functions can be divided into two subsets, depend-
ing on the transition-type behavior, namely, normal transi-
tion 𝑇 or faulty transition TF
TF = 𝑇𝑓 ∪ 𝑇𝑟, (2)
where 𝑇𝑓 and 𝑇𝑟 are the fault and recovery transitions,
respectively.𝑀0 is the initial marking. PLN𝑓 is the subset of
fault latent nestling places, where PLN𝑓 ⊆ 𝑃. If𝑀0 includes a
faulty token in 𝑃𝑖 ∈ 𝑃. This 𝑃𝑖 is now called PLN𝑓𝑖 . PV𝑓 is the
subset of fault verification places.
The places set and transitions set can be divided into two
subsets
𝑃 = 𝑃
𝐷
∪ 𝑃
𝐶
, 𝑇 = 𝑇
𝐷
∪ 𝑇
𝐶
. (3)
𝑃𝐷 is the set of discrete places and 𝑃𝐶 is the set of
continuous places. 𝑇𝐷 is the discrete transitions set and 𝑇𝐶
is the continuous transitions set.
𝑃𝐷 will represent discrete states of a device such that the
device is on and off and is starting and stopping, and so forth.
𝑃𝐶 will represent the continuous states of a device so it
computes a differential equation model.
𝑇
𝐷 will represent a discrete state change.
𝑇𝐶 will represent step execution of the model contained
in a 𝑃𝐶.
In addition, the normal behavior marks can have discrete
or continuous nature:
𝑁 = 𝑁
𝐷
∪ 𝑁
𝐶
. (4)
𝑁 will represent a normal behavior token of a device and
its evolution through the diagnoser will show the device state.
𝐶 is the colour set assigned to different identifiers. 𝐶 =
𝑁𝐷 ∪ 𝑁𝐶 ∪ 𝑓, where 𝑓 = {𝑓1, 𝑓2, . . . , 𝑓𝑖} is the subset of
coloured tokens representing the fault set.
Initial marking for a place PLN𝑓𝑖 in 𝑃
𝐷 (called PLN𝐷𝑓𝑖)
will be (𝑁𝐷, 𝑓), and the initial marking for a place PLN𝑓𝑖 in
𝑃𝐶 (called PLN𝐶𝑓𝑖) will be (𝑁
𝐶, 𝑓). Pre𝑇: (𝑃 × 𝑇) → Q+ or
N, Post𝑇: (𝑃 × 𝑇) → Q+ or N. Q+ stands for the rational
numbers (positives or zero). Then, for PLN𝐶𝑓 ,
PreTF: (
𝑘
∑
𝑖=𝑛
PLN𝐶𝑓𝑖 × 𝑇𝑓 󳨀→ 𝑓 ∪ PV𝑓 × 𝑇𝑟 󳨀→ 𝑓) . (5)
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Let PreTF be the input arc function corresponding to
subset TF. Consider
PostTF: (PV𝑓 × 𝑇𝑓 󳨀→ 𝑓 ∪
𝑘
∑
𝑖=𝑛
PLN𝐶𝑓𝑖 × 𝑇𝑟 󳨀→ 𝑓) . (6)
Let PostTF be the output arc function corresponding to
subset TF. In PreTF and PostTF case, the number of arc
functions corresponding to TF subset of each PLN𝐶𝑓 depends
on the continuous places mutually influenced, such that 𝑛
is the initial continuous place influenced and 𝑘 is the last
continuous place influenced.
This PLN𝐶𝑓𝑖 represents a continuously variable behavior
and also allows the nesting of discrete type faults.
CO𝑓: 𝑃 ∪ 𝑇 → {𝐷,𝐶} is a composite function that is
defined for every place of the net.
𝑆 = (𝑆1, 𝑆2, . . . , 𝑆𝑛): it is the hybrid states set in the
analyzed system. This set is composed of the operating states
OS, fault signatures 𝑆𝑓, and recovery signatures Sr.
Tempo: it is a delay function that associates a rational
number to each timed transition, where if for a function
𝑓(𝑇𝑗) = 𝐷, tempo(𝑇𝑗) = {1, 𝑑𝑖} is a delay associated with
the transition 𝑇𝑗, expressed in time units, if for a function
𝑓(𝑇𝑗) = 𝐶, tempo(𝑇𝑗) = {𝑉(𝑇𝑗), 𝑑𝑖} = {𝑉𝑗, ℎ}, such that
𝑉𝑗 represents the maximum firing speed associated with the
transition 𝑇𝑗 and ℎ is the firing frequency that represents the
sampling time. The method for delay fixing (𝑑𝑖) or fixing the
frequency firing (ℎ) depends on the system behaviour.
Definition 1. A normal discrete transition in a HCPNFD is
enabled at a marking𝑀 if each place 𝑃𝑖 ∈ 𝑃
𝐷 in 0𝑇
𝐷
𝑗 meets
the condition:
𝑀(𝑃𝑖) ≥ Pre (𝑃𝑖, 𝑇
𝐷
𝑗 ) . (7)
Definition 2. A normal continuous transition in a HCPNFD
is enabled at a marking𝑀 if each place 𝑃𝑖 in
0
𝑇
𝐶
𝑗 meets the
condition:
𝑀(𝑃𝑖) ≥ Pre (𝑃𝑖, 𝑇
𝐶
𝑗 ) , if 𝑃𝑖 ∈ 𝑃
𝐷
,
𝑀 (𝑃𝑖) ∈ Q+, if 𝑃𝑖 ∈ 𝑃
𝐶
,
(8)
where 0𝑇
𝐷
𝑗 is the set of the input places of discrete 𝑇𝑗 and
0
𝑇
𝐶
𝑗
is the set of the input places of continuous 𝑇𝑗. Likewise, it
is necessary to meet the condition ∀𝑡 ∈ 𝑇𝐶 and ∀𝑝 ∈ 𝑃𝐷,
Pre𝑇(𝑝, 𝑡) = Post𝑇(𝑝, 𝑡). 𝑃𝑖, 𝑇𝑗/𝐶𝑘.
2.2. Initial Model and Fault Selection. The initial model is
similar to that presented in the LNM. However, it includes
continuous places where we could model the continuous
behavior of the system variables. This step applies the tech-
niques of modeling hybrid PNs [25].
According to [19], the sensors map is defined as sm:
𝑀0 → SR, where SR is the sensor readings, such that for
𝑀𝑘 marking the expression is given by SR(𝑀𝑘) = 𝑠𝑟1(𝑀𝑘),
𝑠𝑟2(𝑀𝑘), . . . , 𝑠𝑟𝑛(𝑀𝑘). In the discrete case SROV(𝑀𝑘) is the
set of sensor read output values for each discrete marking,
such that
SROV (𝑀𝑘) = SROVev (𝑀𝑘) + SROVuev (𝑀𝑘) , (9)
where SROVev, SROVuev are subsets of expected and unex-
pected values accordingly.
2.3. Latent Nestling Places and Trajectories of Fault Verification
and Fault Recovery. Latent nestling places are defined by the
LNM. However, in a hybrid system, there is a continuous
place 𝑃𝑐𝑖 which represents an operating state during a certain
time 𝑡 according to the states of the discrete places. Faults
are assigned to this continuous place, such that PLN𝑓𝑖 ∈
𝑃𝐶. This implies that the faults have been generated by the
anomalous behavior of the continuous variable, where the
faults are nesting in the same continuous place now called
PLN𝐶𝑓𝑖 owing to this hybrid character.
The trajectories of the faulty tokens are defined only by
the fault and recovery transitions. The normal discrete and
continuous transitions are defined by a classical method for
modeling Hybrid PNs [25], as well as the firing rules for these
transitions. Furthermore, fault and recovery transitions must
be added to make restrictions that allow including both the
place status as tokens of normal behavior.
Definition 3. A fault or recovery transition in a CPNFD or
HCPNFD is enabled at amarking𝑀 for discrete places if each
place PLN𝐷𝑓𝑘 or PV𝑓 in
0TF𝑗 meets the condition: for fault
transitions 𝑇𝑓
𝑀(PLN𝑓𝑘) ≥ Pre (PLN𝑓𝑘 , 𝑇𝑓𝑗) , (10)
for recovery transitions 𝑇𝑟
𝑀(PV𝑓) ≥ Pre (PV𝑓, 𝑇𝑟𝑗) ∧𝑀(PLN𝑓𝑘)
≥ Pre (PLN𝑓𝑘 , 𝑇𝑟𝑗) .
(11)
Let𝑀󸀠𝐹 be the fault marking obtained after firing of tran-
sition 𝑇𝑓𝑗 with respect to the fault signature 𝑆𝑓𝑘. This fault
marking is deducted from the marking 𝑀𝐹 by the follow-
ing relation.
For fault trajectory,
𝑀
󸀠
𝐹 (PLN
𝐷
𝑓𝑖
) = 𝑀𝐹 (PLN
𝐷
𝑓𝑖
) + Post(PV𝑓,
𝑇𝑓𝑗
SROVuev
)
− Pre(PLN𝐷𝑓𝑖 ,
𝑇𝑓𝑗
SROVuev
) , ∀PLN𝐷𝑓𝑖,
𝑀
󸀠
𝐹 (PLN
𝐶
𝑓𝑖
) = 𝑀𝐹 (PLN
𝐶
𝑓𝑖
) + Post(PV𝑓,
𝑇𝑓𝑗
𝑆𝑓𝑘
)
−
𝑘
∑
𝑖=𝑛
Pre(PLN𝐶𝑓𝑖 ,
𝑇𝑓𝑗
𝑆𝑓𝑘
) , ∀PLN𝐶𝑓𝑖 .
(12)
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For recovery trajectory,
𝑀
󸀠
𝐹 (PV𝑓) = 𝑀𝐹 (PV𝑓)
+
𝑚
∑
𝑖,𝑗=1
(Post(PLN𝐷𝑓𝑖 ,
𝑇𝑟𝑗
SROVev
)
− Pre(PV𝑓,
𝑇𝑟𝑗
SROVev
))
+
𝑚
∑
𝑖=1
𝑘
∑
𝑗=𝑛
(Post(PLN𝐶𝑓𝑖 ,
𝑇𝑟𝑗
𝑆𝑟𝑘
)
−Pre(PV𝑓,
𝑇𝑟𝑗
𝑆𝑟𝑘
)) , ∀PV𝑓.
(13)
𝑚 is the last PLN𝑓, 𝑛 is the initial continuous place
influenced, and 𝑘 is the last continuous place influenced.
In the example case of Figure 3 we have for fault verifica-
tion
𝑀
󸀠
𝐹 (PLN𝑓1) = 𝑀𝐹 (PLN𝑓1) + Post(PV𝑓,
𝑇𝑓1
SROVuev
)
− Pre(PLN𝑓1 ,
𝑇𝑓1
SROVuev
) ,
𝑀
󸀠
𝐹 (PLN
𝐶
𝑓1
) = 𝑀𝐹 (PLN
𝐶
𝑓1
) + Post(PV𝑓,
𝑇𝑓2
𝑆𝑓𝑘
)
− Pre(PLN𝐶𝑓1 ,
𝑇𝑓2
𝑆𝑓𝑘
) .
(14)
And for fault recovery,
𝑀
󸀠
𝐹 (PV𝑓) = 𝑀𝐹 (PV𝑓) + Post(PLN𝑓1 ,
𝑇𝑟1
SROVev
)
− Pre(PV𝑓,
𝑇𝑟1
SROVev
) + Post(PLN𝐶𝑓1 ,
𝑇𝑟2
𝑆𝑟𝑘
)
− Pre(PV𝑓,
𝑇𝑟2
𝑆𝑟𝑘
) .
(15)
To find the residues, it is necessary to obtain the operation
dynamic model of the continuous variables. Depending on
the complexity, the models could be represented in state
variables, as in the hybrid PN analysis [26]. In this case, the
approach presented in our example introduces a series of
residues of the form 𝑟(𝑡) = 𝑦(𝑡) − 𝑦(𝑡) in every continuous
place.The residue is computed in the continuous place, while
the residual evaluation is checked in each fault and recovery
transition.
The definitions on states of hybrid operation, fault signa-
tures, and diagnosability can be seen in [21].
3. IFs Diagnosis Using the LNM
Based on HCPNFD
3.1. Temporal Modeling of IFs. Themain purpose of diagnos-
ing IFs is the generation of tools to perform preventive main-
tenance of devices in industrial systems. It becomes necessary
to apply data obtained online to determine the best time to
replace or repair a component. The basic idea is to employ
prediction methods based on process fault information. This
information is indicative of the deterioration that is suffering
the component.
From this method we get two measures based on [27]:
temporal failure density and pseudo period. Temporal failure
density (DF or density in the rest of the paper) is defined as
the average time a particular fault is active within a sliding
time window of duration 𝑤. DF computed at time 𝐶𝑇 for
failure 𝐹𝑗(DF𝐶𝑇,𝐹𝑗) is defined as
DF𝐶𝑇,𝐹𝑗 =
∑
CNT
𝑘=𝑙 (𝑇(𝑖𝑘)𝐹𝑗 + 𝑇𝐴)
𝑤
,
(16)
whereCNT is the number of faults inside thewindow, 𝑙 stands
for the index of the first fault detected inside the window
{𝑙: 𝐹𝑇(𝑖,𝑙)𝐹𝑗 > (𝐶𝑇 − 𝑤), and 𝐹𝑇(𝑙 − 1)𝐹𝑗 < (𝐶𝑇 − 𝑤)} if it
exists; otherwise 𝑙 = CNT + 1 and 𝑇𝐴 takes into account the
duration of a failure occurred before 𝐶𝑇 −𝑤which continues
active inside the window. Therefore,
𝑇𝐴 = 𝐼𝑇(𝑖,𝑙−1)𝐹𝑗 + 𝑇(𝑖,𝑙−1)𝐹𝑗 − (𝐶𝑇 − 𝑤) . (17)
Equation (17) is valid only if 𝑇𝐴 is positive; otherwise
𝑇𝐴 = 0, as this fact would indicate that the (𝑙 − 1)th failure
time is completely outside of the window. In a real system, DF
tends to increase with time, thus confirming the hypothesis
that IFs progressively damage the faulty device. In our case
we only apply this measure DF with the LNM.
3.2. Initial Hybrid Model. For this case we will focus on a
nonlinear model that represents the turn-on and turn-off
switching waveforms and will get the 𝑉CE and 𝑉GE value that
must have the IGBT. Some references that model different
aspects of IGBTs and MOSFETs and the turn-on and turn-
off waveforms can be seen in [28]. For each state (turn-on,
turn-off) there are equations that define its operation.
For the turn-on these equations are as follows.
The increasing time constant from𝑉GE to𝑉th is limited by
𝑅𝐺 ⋅ (𝐶GE + 𝐶CG) . (18)
The decreasing time constant from 𝑉CE to 𝑉CE(sat) is
limited by
(𝑉
+
GG − 𝑉GE,𝐼0)
(𝑅𝐺 ⋅ 𝐶CG)
, (19)
where𝑉GE,𝐼0 is the𝑉GE voltage when it reaches the maximum
collector current 𝐼𝐶max and 𝑉
+
GG is the voltage across the
gate to the emitter of the transistor during conduction. The
increasing time constant from 𝑉GE to 𝑉
+
GG is limited by
𝑅𝐺 ⋅ (𝐶GE + 𝐶res) . (20)
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The reverse transfer capacitance 𝐶res or 𝐶CG,miller is
approximately equal to 𝐶CG because the emitter is connected
to ground. Then we will use 𝐶res ≅ 𝐶CG in our final model.
Based on the equivalent circuit of the IGBT gate, the gate
current 𝐼𝐺 is deduced by
𝐼𝐺 (𝑡) = 𝐶GE ⋅
𝑑𝑉GE
𝑑𝑡
− 𝐶CG
𝑑 [𝑉CE − 𝑉GE]
𝑑𝑡
. (21)
Note that 𝐼𝐺 is directly affected by 𝐶CG which causes a
large change in gate voltage.
For the turn-off the equations are as follows.
𝑉GE falls from injected𝑉GG+ to𝑉GE,𝐼0 with a time constant
given by (21). At this time, there is no change in the values of
𝑉CE or 𝐼𝐶.
Then 𝑉CE increases in this region, and the rate can be
controlled with 𝑅𝐺 as shown in the equation below:
𝑑𝑉CE
𝑑𝑡
=
𝑉GE,𝐼0
𝐶res ⋅ 𝑅𝐺
. (22)
Then the value of 𝑉CE is maintained at V𝑑, while 𝐼𝐶
decreases at a rate defined by the following equation.The rate
of increase can also be controlled with 𝑅𝐺
𝑑𝐼𝐶
𝑑𝑡
=
𝑔𝑓𝑒 ⋅ 𝑉GE,𝐼0
𝐶ies ⋅ 𝑅𝐺
, (23)
where 𝐶ies is the input capacitance measured between the
gate and emitter terminals with the collector shorted to the
emitter for AC signals, 𝐶ies = 𝐶GE + 𝐶CG. The value of
these fixed capacitances can be found in the data sheet of the
manufacturer.
3.2.1. Hybrid Model Using Hybrid PNs. The hybrid model is
implemented following the scheme of Figure 1. Continuous
places PLN𝐶𝑓1 and PLN
𝐶
𝑓3
represent the ideal behavior of
voltages 𝑉CE and 𝑉GE, respectively. The continuous place
PLN𝐶𝑓2 represents the load voltage as a function of the
collector current. Transition 𝑇4 represents the activation of
the IGBT (turn-on) and transition𝑇2 shows the switch off the
IGBT (turn-off).
Anytime during IGBT switching this model represents
voltages 𝑉GE and 𝑉CE. This allows us to detect any small
changes in these voltages during the stress tests. Depending
on the experimental condition a complete cycle lasts from 20
to 100ms as shown in the Results section.
As there are two continuous places, the model has two
different residues that verify the same fault. It is important
to nest in every place the same fault but with a different
designation. Therefore we nested faults 𝑓1 as 𝑓
𝐺
1 if the fault
is from the PLN𝐶𝑓1 and 𝑓
𝐶
1 if the fault comes from the PLN
𝐶
𝑓3
,
likewise for fault 𝑓2.
We consider two types of IGBT faults. The first fault is
the device in opencircuit. When there is a difference between
𝑉CE and 𝑉GE, such that 𝑉GE remains in a positive value, it
is considered that the system is in a fault mode because the
IGBT does not respond to the control signal for some reason.
This fault mode can be caused by two conditions: command
level design or an internal failure of the component (intermit-
tent fault). This fault is called 𝑓1. When there is a difference
between signals 𝑉CE and 𝑉GE, such that 𝑉GE remains in a
negative value, it is considered that the system is in a fault
mode because the IGBT does not respond to the control
signal for some reason. This fault mode can be caused by the
same twopreviously defined conditions.This fault is called𝑓2.
The residues were analyzed using a nonlinear model
based on HCPNFD.
Observing the model in Figure 2, the residues may be
obtained using the sensor readingswith the values of continu-
ous places. In thismodel𝑔𝑓𝑒 is the forward transconductance.
Therefore, if the fault comes from the place PLN𝐶𝑓1 the
faulty mark nested is 𝑓1 as 𝑓
𝐺
1 and if the fault comes from
the place PLN𝐶𝑓3 the faulty mark nested is 𝑓
𝐶
1 , similarly to
the faulty mark 𝑓2. The proposed HCPNFD model has been
verified by a reasonably good agreement with measurements.
Figure 2 shows the resulting waveforms of the turn-on and
turn-off. In this case the turn-on starts with 𝑉CE high, 𝑉GE
zero or negative and constant gate charging current produc-
ing a linear increase of the gate voltage.With falling collector-
emitter voltage𝑉CE the gate bias current is utilized for chang-
ing the charge of 𝐶CG (𝐶CG × 𝑑𝑉CE/𝑑𝑡) and the gate voltage
remains constant. When the collector-emitter voltage has
come down 𝐶CG becomes larger as much that also at reduced
slope of 𝑉CE still all the bias supplied gate current is used up.
Only when finally the current needed for charging becomes
smaller than the bias supplied current the gate voltage rises
again.The turn-off starts with𝑉CE low,𝑉GE positive or greater
than the threshold voltage𝑉th.The gate voltage first decreases
nearly linearly. With still low collector-emitter voltage 𝑉CE
and with onlymoderate increase there is the strongest change
(decrease) of 𝐶CG. Decrease of a capacitance at constant
charge increases the voltage. As there is a bias source which
is drawing current out of the gate, the gate-emitter voltage
remains constant. Subsequently𝑉CE increases andmost of the
gate discharge current is used up for 𝐶CG𝑑𝑉CE/𝑑𝑡. The gate
voltage further remains constant. The charge over process
is finished when 𝑉CE roughly reaches the operating voltage.
Now a further decrease of the gate voltage is possible again.
In this case, a residue signal is obtained that would be
expressed as
𝑟𝑥,𝑦 =
󵄨󵄨󵄨󵄨󵄨󵄨
𝑉𝑥 − 𝑉
󸀠
𝑥
󵄨󵄨󵄨󵄨󵄨󵄨
, (24)
where𝑉 is the real reading and𝑉󸀠 is the estimated reading. 𝑥
is the IGBT analyzed, and 𝑦 is the obtained residue number
for this IGBT. In the case of the four IGBTs of our test, we
obtain the following two residues for each IGBT:
IGBT1 𝑟1,1 =
󵄨󵄨󵄨󵄨󵄨󵄨
𝑉GE1 − 𝑉
󸀠
GE1
󵄨󵄨󵄨󵄨󵄨󵄨
, 𝑟1,2 =
󵄨󵄨󵄨󵄨󵄨󵄨
𝑉CE1 − 𝑉
󸀠
CE1
󵄨󵄨󵄨󵄨󵄨󵄨
.
(25)
Also, the implemented IF diagnosis needs the computing
of DF with (17) and (18). So, some parameters must be com-
puted:
(i) a counter CNT in the PV𝑓 place for each type of fault;
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Figure 2: Switching waveforms of IGBTs.
(ii) a timer 𝑡𝑓 associatedwith each faultymark.This timer
is reset each time the fault is recovered;
(iii) a timer 𝑡𝑑 associated with the PV𝑓 place.
These parameters allow obtaining for each fault the
temporal density and analyze the prediction of change for
each IGBT. Therefore for each fault
𝑃—timed place PV𝑓 is Tempo(PV𝑓) = 𝑡𝑑 = 𝑤, where 𝑤
is the duration of the sliding window.
The counters for each fault are given by
CNT𝑓𝐶
1
= number of times the fault type 𝑓𝐶1 was
isolated in PV𝑓 place in a window of duration 𝑤;
CNT𝑓𝐺
1
= number of times the fault type 𝑓𝐺1 was
isolated in PV𝑓 place in a window of duration 𝑤;
CNT𝑓𝐶
2
= number of times the fault type 𝑓𝐶2 was
isolated in PV𝑓 place in a window of duration 𝑤;
CNT𝑓G
2
= number of times the fault type 𝑓𝐺2 was
isolated in PV𝑓 place in a window of duration 𝑤;
𝑡𝑓𝐶
1
= residence time of the fault 𝑓𝐶1 in PV𝑓 place;
𝑡𝑓𝐺
1
= residence time of the fault 𝑓𝐺1 in PV𝑓 place;
𝑡𝑓𝐶
2
= residence time of the fault 𝑓𝐶2 in PV𝑓 place;
𝑡𝑓𝐺
2
= residence time of the fault 𝑓𝐺2 in PV𝑓 place.
An example of IFs can be seen in Figure 3 with a window
of 𝑤 = 18 units. There are two iterations of failure and
recovery of type𝑓𝑛𝑖 . From left to right you can see the iteration
number, the fired transition, the fault counter for that specific
fault, time on the window, the timer of the fault, and finally
the vector that stores timer information every time that a fault
occurs.
Based on the analysis of continuous places of Section 2.3
and in Figure 2, we observe that 𝑃𝐶1 and 𝑃
𝐶
3 places are of
isolated type; therefore
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Figure 3: Model to IFs diagnosis using MAL𝑓.
𝑂𝑆𝑓 = (𝑜𝑠1, 𝑜𝑠3), where 𝑜𝑠1 = (𝑆𝑓1(𝑘), 𝑆𝑓3(𝑘)), respec-
tively, to 𝑃1, 𝑃3 which are the discrete places that influence
the behavior of continuous place 𝑃𝐶1 . Consider the follow-
ing.
𝑜𝑠3 = (𝑆𝑓7(𝑘), 𝑆𝑓9(𝑘)), respectively, to 𝑃7, 𝑃9 which are
the discrete places that influence the behavior of continuous
place 𝑃𝐶3 . According to ∀𝑠𝑖 ∈ 𝑆 ∃ | 𝑆𝑓𝑖 ∈ 𝑜𝑠 | 𝑠𝑖 = 𝑆𝑓𝑖 for
continuous isolated places, we obtain 𝑆1 = 𝑜𝑠1, 𝑆3 = 𝑜𝑠3 and
each state 𝑆𝑖 is equal to each fault signature 𝑆𝑓𝑖; therefore,
𝑆𝑓1 (𝑘) =
{
{
{
⟨𝑓
𝐺
1 , 𝑆1⟩ if 𝑟1,1,
⟨𝑓𝐺2 , 𝑆1⟩ if 𝑟1,1,
𝑆𝑓3 (𝑘) =
{
{
{
⟨𝑓𝐺1 , 𝑆3⟩ if 𝑟1,1,
⟨𝑓𝐺2 , 𝑆3⟩ if 𝑟1,1,
𝑆𝑓7 (𝑘) =
{
{
{
⟨𝑓
𝐶
1 , 𝑆7⟩ if 𝑟1,2,
⟨𝑓𝐶2 , 𝑆7⟩ if 𝑟1,2,
𝑆𝑓9 (𝑘) =
{
{
{
⟨𝑓𝐶1 , 𝑆9⟩ if 𝑟1,2,
⟨𝑓𝐶2 , 𝑆9⟩ if 𝑟1,2.
(26)
Applying (13) to fault trajectory, 𝑜𝑠1:
𝑀
󸀠
𝐹 (PLN
𝐶
𝑓1
) = 𝑀𝐹 (PLN
𝐶
𝑓1
) + Post(PV𝑓,
𝑇𝑓1
𝑆𝑓1
)
− Pre(PLN𝐶𝑓1 ,
𝑇𝑓1
𝑆𝑓1
) + Post(PV𝑓,
𝑇𝑓1
𝑆𝑓3
)
− Pre(PLN𝐶𝑓1 ,
𝑇𝑓1
𝑆𝑓3
) .
(27)
𝑜𝑠2:
𝑀
󸀠
𝐹 (PLN
𝐶
𝑓3
) = 𝑀𝐹 (PLN
𝐶
𝑓3
) + Post(PV𝑓,
𝑇𝑓2
𝑆𝑓7
)
− Pre (PLN𝐶𝑓1 , 𝑇𝑓2𝑆𝑓7) + Post(PV𝑓,
𝑇𝑓2
𝑆𝑓9
)
− Pre(PLN𝐶𝑓1 ,
𝑇𝑓2
𝑆𝑓9
) .
(28)
Applying (16) to fault recovery,
𝑀
󸀠
𝐹 (PV𝑓) = 𝑀𝐹 (PV𝑓) + Post(PLN
𝐶
𝑓1
,
𝑇𝑟1
𝑆𝑟1
)
− Pre(PV𝑓,
𝑇𝑟1
𝑆𝑟1
) + Post(PLN𝐶𝑓1 ,
𝑇𝑟1
𝑆𝑟3
)
+ Pre(PV𝑓,
𝑇𝑟1
𝑆𝑟3
) + Post(PLN𝐶𝑓2 ,
𝑇𝑟2
𝑆𝑟7
)
− Pre(PV𝑓,
𝑇𝑟2
𝑆𝑟7
) + Post(PLN𝐶𝑓2 ,
𝑇𝑟2
𝑆𝑟9
)
− Pre(PV𝑓,
𝑇𝑟2
𝑆𝑟9
) .
(29)
4. Analysis and Experimental Test Results
4.1. Hardware Implementation. The test bench is based on
two test circuits.The first circuit is a direct operational model
of activation with a resistive load. The second circuit has
a driver that protects and regulates the current in the base
of the IGBT to avoid losses and high currents that lead
to high temperatures and can cause damage to the IGBT.
Likewise, this one has a resistive load. The main components
of the test bench are the IGBTs with commercial reference
IRG4BC30KDPBF, the reference driver HCPL-316J for each
IGBT, four driver modules, one for each IGBT, four thin
film PT100 2mm × 10mm, four variable resistive loads of
10Ω 25W for each IGBT, and a ceramic heater 10 cm × 10 cm
with a range of 5∘C to 540∘C. Figure 4 shows a complete
scheme of the assembly created for the test bench.
The basic driver circuit was based on the circuit presented
in [15] that allows stress aging tests using thermal cycling
(TC) and hot carrier injection (HCI).
The TC is strongly associated with failure by degradation
and removal of welding. The HCI is another form of accel-
erated aging. This aging mechanism can be performed by
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Figure 4: Scheme of the test bench.
applying high voltages at the gate of the IGBT or can also be
produced by magnetic fields.
This circuit uses a 𝑉𝐶𝐶 = 10V, 𝑅𝐶 = 10Ω ↑, 𝑅𝐺 = 100Ω,
𝐼CE = 5A. The second circuit works as inverter in industrial
installations for motor control or power generating systems.
This driver circuit allows precision in the control signal at
the IGBT gate. For aging tests using the technique of thermal
cycling, it is necessary to limit the current out of the driver;
therefore,
𝑅𝐺 (min) =
𝑉𝐶𝐶2 − 𝑉𝑂𝐻 (𝐼OUT/650 𝜇A) − (𝑉𝑂𝐿 + 𝑉𝐸𝐸)
𝐼𝑂𝐿/peak
.
(30)
The maximum current driver is 𝐼𝑂𝐿/peak = 2.5A, the
maximum switching voltage is 𝑉𝐶𝐶2 = 15V, and 𝑉𝑂𝐻 = 1.2V
according to the manufacturer’s data sheet. Using the low
voltage output maximum 𝑉𝑂𝐿MAX = 0.5V (manufacturer’s
data sheet), it has a 𝑅𝐺(min) = 5.3Ω. 𝑅𝐺 modifies the
voltage slope 𝑉𝐺 in the 𝑡on and 𝑡off . If 𝑅𝐺 is of greater value
the transition in 𝑡on and 𝑡off is slower. Therefore we have
to employ small values for 𝑅𝐺. The maximum switching
frequency is determined by
𝑓max =
1
𝑡on + 𝑡off
, (31)
where
𝑡on = 𝑡𝑑 + 𝑡𝑟, 𝑡off = 𝑡𝑠 + 𝑡𝑓. (32)
Likewise, total dissipated power is given by
𝑃𝑇 = 𝑃𝐼 + 𝑃𝑂, (33)
where 𝑃𝐼 is the maximum input power dissipated, limited by
𝑃𝐼 < 150mW. 𝑃𝑂 is the maximum output power dissipated,
limited by 𝑃𝑂 < 600mW.
Consider
𝑃𝐼 = 𝑉𝐶𝐶1 ⋅ 𝐼𝐶𝐶1 ,
𝑃𝑂 = 𝐼𝐶𝐶2 ⋅ (𝑉𝐶𝐶2 − 𝑉𝐸𝐸) + 𝐸SW ⋅ 𝑓SW,
(34)
where 𝐼𝐶𝐶2 , 𝑉𝐶𝐶2 , and 𝑉𝐸𝐸, are given by the manufacturer
of the driver selected as our circuit. 𝑓SW is the maximum
switching frequency of the driver and 𝐸SW is the power
dissipated in a resistive load switching defined by
𝐸SW =
𝑉𝐶𝐶2 ⋅ 𝐼𝐶max
6
⋅ 𝑡𝑓. (35)
Knowing that 𝐼𝐶max = 𝑉𝐶𝐶2/𝑅𝐶min , take a 𝑅𝐶min = 5Ω for
some aging tests as electrical overstress (EO) and TC meth-
ods; then 𝐼𝐶max = 3A. With these data we obtain 𝐸SW =
0.75 𝜇J. Finally solving (34) and comparing with the maxi-
mum input and output values of power dissipated, 𝑃𝐼 = 5V ⋅
16.5 𝜇A = 82.5mW < 150mW, 𝑃𝑂 = 5.5mA ⋅(15−0)+0.75 𝜇J
⋅ 5 kHz = 86.25mW < 600mW.
Figure 5 shows the driver circuit for each IGBT.
In this case the maximum power dissipation is not
exceeded according to the more demanding tests performed
in our test bench.
Figure 6 shows the task execution blocks, interconnected
to the data acquisition card and the test bench. Figure 7 shows
the graphical user interface for fault diagnosis in the IGBTs
test bench. Each red number designs information or task
panel:
(1) start/finish test;
(2) test mode, switching frequency, and gate voltage;
(3) input voltage signal;
(4) measured gate voltage;
(5) collector current (by shunt effect);
(6) switching counter;
(7) temperature display;
(8) temperature zoom in;
(9) collector current standard deviation;
(10) type 1 and 2 faults switching counter.
Figure 8 shows in blue IGBT 22 failure in short circuit
with a load short circuit fault current of 1.4 A.
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Figure 8: Short circuit fault current in IGBT 22.
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Figure 9: Condition monitoring without driver, for TC technique and load for five new driver-controlled IGBTs.
4.2. Results. In the IGBT fault-free, the first thing we get is
the performance curve 𝐼CE versus𝑉CE for several new IGBTs.
Curve 𝐼-𝑉 is commonly presented to show the performance
of IGBts (IGBT-IRG4BC30KDPBF).
Figure 9 shows in graph (a) the behavior of the current
versus the collector voltage for a 7V fixed value of the gate
voltage. It can be seen in IGBTs 15 to 19 that the inclination
angle of the curve 𝛽 > 45∘ remains almost constant regardless
of the initial resistive load (graphical detail (b)). Aging of
IBGTs modifies 𝐼CE-𝑉CE curves as it can be seen in Figure
10(b).
In addition, it is presented as a morphological analysis
and chemical analysis of some selected samples to determine
the compounds of the IGBTs.
In this case the tests were performed at 4 IGBTs per
sample. Each IGBT is carried out the algorithm for detection
of IFs. In total 64 IGBTs are analyzed for different types of
stress. Most tests were performed by TC and by load. We
selected a test to give the best results in this case with the
following characteristics: IGBT surface temperature of 250∘C,
switching frequency of 500Hz, gate voltage of 7V, and load
voltage of 10V. Finally a condition monitoring by loading
with 𝑅 = 5Ω.
Figure 11 shows the open circuit fault 𝑓1 better than the
other test due to the intensity of the test. The graph (b) shows
the initial faults and from hour 16 the intermittent faults
due to wearing-out of the IGBT. At approximately 23.5 hours
occurs the abrupt fault. The graph (a) shows the intensity
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Figure 10: Condition monitoring without driver, for TC technique and load 𝑅𝐶 = 5Ω.
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Figure 11: 𝑓1 fault type, IGBT open circuit. (a) Number of switching where faults occur. (b) Faults occurring every half hour.
of the switching and that the last fault 𝑓1 was detected in
switching 198000.
Detail (a) of graph (a) in Figure 12 shows small short cir-
cuit IF. From 𝑓2 fault number 20 onwards the IGBT only fails
in short circuit leading to a short circuit permanent failure.
Graph (b) in Figure 12 shows the initial short circuit faults
and the 𝑓2 wearing-out faults during the last 30 minutes.
Figure 9 shows the performance curve 𝐼CE versus 𝑉CE in
order to see the aging curve. The curves represent the begin-
ning of the normal curve, but the curve at hour 22 shows the
wear on the IGBT. The detail (c) of the graph (b) shows that
the state of the IGBT tends to open circuit as seen in the IFs
shown in Figure 11. The end of the IGBTs life by short circuit
at the 43rd hour of operation can be seen in the detail (d) of
the graph (a).
Completing this IFs analysis we proceeded with the
SEM/EDS analysis to the samples. This analysis corrobo-
rates the morphological and physical changes appreciated
in the IGBTs structure. SEM analysis in Figure 13 shows an
almost union separation and a grain size quite appreciable.
Although this qualitative information is not very valuable,
the semiquantitative information of EDS clearly shows that
the compounds of silicon, copper, and tin are increased in
the union. This increase is directly related to the test type,
intensity, and hours of operation. While stress by TC and by
load increases, the amount of these compounds increases too.
These tests were conducted at 700 𝜇m.
SEM/EDS analysis is also applied to the gate union in
the IGBTs. In this case it was applied 600 𝜇m testing. Figure
14 shows that deformations are very remarkable. Analyzing
the results we observed in EDS that silicon and oxygen
increase with the aggressiveness of the tests and copper and
tin decreased in the same proportion.
5. Conclusions
Typical electronic devices such as IGBTs have a type B failure
characteristic with an infant mortality followed by a constant
or slowly increasing failure probability; therefore, they have
no an identifiable wearing-out age. So an age limit is not
applicable normally. The major contribution of our work is
the inclusion of intermittent faults in the developed fault
diagnosis model. Intermittent faults can be used as precursor
symptoms of identifiable wearing-out age permanent failures
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Figure 12: 𝑓2 fault type, IGBT open circuit. (a) Number of switching where faults occur. (b) Faults occurring every half hour.
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Figure 13: Images of SEM/EDS at the junction of the IGBT.
in order to apply preventive or predictive maintenance in the
electric and electronic devices. This paper shows the validity
of this kind of intermittent fault diagnosis for IGBTs.
We have used models based in the Latent Nestling
Method and HCPN. The dynamics of HCPN allow for the
representation of transitions between transitory faults and
fault-free states including quantitative measures.
Some conclusions can be drawn from the stress tests. The
IGBTs condition and fault mode depend on the experimental
procedure and stress level applied in the tests. Condition 1
of 10Omh/230∘C/500Hz had hardly any effect in the aging
process of the components leading to no fault. Condition 2
of 5Omh/250∘C/500Hz produced open circuit intermittent
faults leading to short circuit permanent failures. Our aging
hypothesis has been confirmed by morphological and chem-
ical analysis (SEM/EDS) carried out on the failed IGBTs.
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Figure 14: Images of SEM/EDS at the junction of the IGBT gate.
Nomenclature
PCB: Printed circuit board
PSD: Power semiconductor device
TC: Thermal cycling
LNM: Latent Nestling Method
PLN𝑓: Place of latent nesting fault
PV𝑓: Place of fault verification
𝑆: Set of hybrid states
𝑓: Set of faults
SR: Set of sensor readings
SROVev: Subset of SR output of expected values
SROVuev: Subset of SR output of expected values
𝑀𝐹: Fault marking
𝑆𝑓: Fault signature
IF𝑠: Intermittent faults
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DF: Temporal failure density
HCPNFD: Hybrid coloured Petri net for fault
diagnosis
𝑉GE: Gate-emitter voltage
𝑉CE: Collector emitter voltage
𝐶res: Reverse transfer capacitance
𝐶ies: Input capacitance between gate and
emitter
CNT: Faults counter
𝑡𝑓: Timer associated with the PV𝑓
𝑡𝑑: Timer associated with the PV𝑓
HCI: Hot carrier injection
𝐼𝑂𝐿/peak: Maximum current driver
𝑡on: Turn-on
𝑡off : Turn-off
SEM: Scanning Electron Microscopy
EDS: Energy Dispersive Spectrometry
𝑓SW: Maximum switching frequency of driver
𝐸SW: Power dissipated in a resistive load
switching
𝑤: Sliding time window
CNT𝑓𝑖 : Number of times the fault type 𝑓𝑖 was
isolated in PV𝑓 in a window of duration𝑤.
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